0 Replies - 192 Views - Last Post: 27 November 2013 - 09:29 PM Rate Topic: -----

#1 cobb878  Icon User is offline

  • New D.I.C Head

Reputation: 0
  • View blog
  • Posts: 1
  • Joined: 22-November 13

VHDL or verilog SR latch

Posted 27 November 2013 - 09:29 PM

I'm trying to program my NEXYS2 board with a SR latch with NAND gates with an enable signal C. My inputs are (S, R, C) and outputs are (Q, Qbar). below is some code in VHDL that I tried but keep getting errors about my clock except I'm not using a clock I'm doing this asynchronously. if you know it in verilog that's okay too. Thank you in advance

process(S,R,C,Q,Qbar)
begin
    if (C = '1') then
        Q <= (R nand Qbar);
        Qbar <= (S nand Q);
    end if;
end process;


Is This A Good Question/Topic? 0
  • +

Page 1 of 1