0 Replies - 513 Views - Last Post: 31 March 2011 - 07:37 AM Rate Topic: -----

#1 BeenishNoor   User is offline

  • New D.I.C Head

Reputation: 0
  • View blog
  • Posts: 3
  • Joined: 20-March 11

how to synthesize a memory in verilog

Posted 31 March 2011 - 07:37 AM

I have generated a created a text file of values and read that in verilog using $readmemb. my simulation runs fine but i dont how to synthesize it?
do i need to program a serial interface to read it from computer.

Is This A Good Question/Topic? 0
  • +

Page 1 of 1